



DCEL301

Reg. No.

--	--	--	--	--	--	--	--

III Semester B.Sc. Degree Examination, April - 2023

ELECTRONICS-III

Programming in 'C' and Digital Design Using Verilog

Paper : ELE - CT - 3

(NEP - 2020 Scheme)



Time : 2½ Hours

Maximum Marks : 60

Instructions to candidates:

- i) Answer all questions from part A, any Four questions from Part -B and any four question from Part-C.

Note: ii)s Answer all the question of Part -A in any one page and to be answered only one in this page, answering the same question multiple times will not be answered for evaluation.

PART - A

Answer all the subdivisions.

(12×1=12)

1. i. Standard ANSI C recognizes _____ number of keywords
a) 30 b) 32
c) 24 d) 36
- ii. Which one of the following is not a valid identifier
a) _alphanumeric b) 1 alphanumeric
c) alpha_numeric d) alphanumeric 1
- iii. Maximum number of elements in the array declaration int[6][4] is
a) 26 b) 24
c) 36 d) 16
- iv. A function which calls itself is called a _function.
a) Self function b) Auto Function
c) Recursive Function d) Static Function
- v. What is the abbreviation of C STDIO in stdio.h.?
a) Standard Input Output b) Store Input Output
c) String Terminating Operations I/O d) None of the above
- vi. What is the output of Bitwise OR operation/ on (0110 /1100).?
a) 1110 b) 1100
c) 1000 d) 1010
- vii. Which is legal negative number in verilog
a) 6'd-3 b) 6'-d3
c) -6'd3 d) None

[P.T.O.]

